

Specifying Properties of Dynamic Architectures using Configuration Traces

Diego Marmsoler¹ and Mario Gleirscher¹

Technische Universität München, Germany
{diego.marmsoler | mario.gleirscher}@tum.de

Abstract. The architecture of a system describes the system's overall organization into components and connections between those components. With the emergence of mobile computing, dynamic architectures became increasingly important. In such architectures, components may appear or disappear, and connections may change over time.

Despite the growing importance of dynamic architectures, the specification of properties for those architectures remains a challenge. To address this problem, we introduce the notion of *configuration traces* to model properties of dynamic architectures. Then, we investigate these properties to identify different types thereof. We show *completeness* and *consistency* of these types, i.e., we show that (almost) every property can be separated into these types and that a property of one type does not impact properties of other types.

Configuration traces can be used to specify general properties of dynamic architectures and the separation into different types provides a systematic way for their specification. To evaluate our approach we apply it to the specification and verification of the Blackboard pattern in Isabelle/HOL.

1 Introduction

A systems architecture provides a set of components and connections between their ports. With the emergence of mobile computing, dynamic architectures became more and more important [5,10,20]. In such architectures, components can appear and disappear and connections can change, both over time.

Despite the increasing importance of dynamic architectures some questions regarding their specification still remain:

- How can *properties* of dynamic architectures be specified in general?
- How can those properties be separated into different *types*?

A property of dynamic architectures characterizes executions of such architectures. Consider, for example, the following property for a publisher-subscriber [8] system: *Whenever a component p of type `Publisher` provides a message for which a `Subscriber` component s was subscribed, s is connected to p .* Another example describes a property of a Blackboard architecture [8]: *Whenever a component of type `BlackBoard` provides a message containing a problem to be solved, a component of type `KnowledgeSource`, able to solve this problem, is eventually activated.* Usually, such properties can be separated into different types, such

as: (i) *Behavior properties* characterizing the behavior of certain components. (ii) *Activation properties* characterizing the activation/deactivation of components. (iii) *Connection properties* characterizing the dynamic connection between components.

To answer the above questions, we first introduce a formal model of dynamic architectures. Thereby we model an architecture as a set of configuration traces which, in turn, is a sequence over architecture configurations. An architecture configuration is modeled as a set of components, valuations of the component ports with messages, and connections between these ports.

In a second step, we characterize *behavior*, *activation*, and *connection* properties. We show the distinct nature of those types of properties and investigate their expressive power. Thereby we characterize the notion of *separable architecture property* and show that each of them can be *uniquely* described through the intersection of a corresponding behavior, activation, and connection property.

We evaluate our approach by specifying (and analyzing) the Blackboard pattern for dynamic architectures using the Isabelle/HOL [22] interactive theorem prover. Therefore, we first specify behavior, activation, and connection properties for Blackboard architectures. Then, we specify the pattern's guarantee as an architecture property. Finally, we verify the pattern by proving its guarantee from the original properties using Isabelle's structured proof language Isar [28].

The remainder of the article is organized as follows: Section 2 reviews existing work in this area. Section 3 introduces the Blackboard pattern as a running example. Section 4 introduces our model for dynamic architectures. Section 5 describes and investigates different types of properties for those architectures. Section 6 presents an approach to systematically specify properties and applies it to specify the Blackboard pattern. In Section 7 we provide a critical discussion of possible weaknesses of the approach. Finally, Section 8 summarizes our results and discusses potential implications and future work.

2 Background and Related Work

Related work can be found in three different areas: 1. Architecture Description Languages, 2. Modeling of Architectural Styles, and 3. Modeling of Constraints for Dynamic Architectures. In the following we briefly discuss each of them.

2.1 Architecture Description Languages

Over the last three decades, a number of so-called Architecture Description Languages (ADLs) emerged to support the formal specification of architectures. Some of them also support the specification of dynamic aspects such as Rapide [17], Darwin [18], Dynamic Wright [3,2], *II-ADL* [23], *xADL* [11], and *ACME* [13].

While ADLs support the formal specification of architectures, they were developed with the aim to specify individual architecture solutions, rather than properties for architectures which require more abstract specification techniques. Nevertheless, these works provide the conceptual foundation for our work since many of the abstractions used in our model are based on the concepts introduced by ADLs.

2.2 Modeling Architectural Styles

Architectural styles focus on the specification of architectural constraints, rather than specific architectures.

One of the first approaches to formalize architectural styles is discussed by Abowd et al. [1]. There, the authors apply a denotational semantics approach to software architectures by using the specification language Z [26]. Other examples used to specify architectural styles include the Chemical Abstract Machine [15] or Wright [3] which allow for the specification of architectural constraints for static architectures. Two further ideas come from Moriconi et al. [21] and Penix et al. [24]. Both apply algebraic specification to software architectures. Finally, Bernardo et al. [4] use process algebras to specify architectural types which can be seen as a form of architectural styles.

While these approaches focus on the specification of architectural constraints rather than architectures, they do usually not allow for the specification of dynamic architectural constraints which is the focus of this work. Nevertheless, these works provide many important conceptual insights into the specification of architectural constraints on which we build.

2.3 Specification of Constraints for Dynamic Architectures

Work in this area is most closely related to our work.

The approach of Le Métayer [16] applies graph theory to specify architectural evolution. The author proposes the use of graph grammars to specify architectural evolution. A similar approach comes from Hirsch and Montanari [14] who employ hypergraphs as a formal model to represent styles and their reconfigurations. While we also apply a graph-based approach to model architectural properties, the major difference lies in the specification of behavior. While the discussed approaches focus on structural aspects, we aim at a combination of structural and behavioral aspects.

Another, closely related approach is the one of Wermlinger et al. [29]. The authors combine behavior and structure to model dynamic reconfigurations. One major difference to our work concerns the underlying model of interaction. While the authors use an action synchronization communication model, our model is based on time-synchronous communication. Both communication models have their advantages and drawbacks. Thus, by providing a time-synchronous alternative, we actually complement their work.

Recently, categorical approaches to dynamic architecture reconfiguration appeared such as the work of Castro et al. [9] or Fiadeiro and Lopes [12]. While these approaches provide fundamental insights into the specification of dynamic architecture properties, their model remains implicitly in the categorical constructions. Thus, we complement their work by providing an explicit model of dynamic architecture properties.

Finally, we do not know of any existing work investigating different types of properties of dynamic architectures. However, as stated in the introduction, this is an important aspect to systematically specify properties of dynamic architectures. In this work we provide a formal investigation of properties which is another contribution to current literature.

3 Running Example: Specifying Blackboard Architectures

In this paper, we use the Blackboard architecture design pattern as a running example to show our approach to the specification and verification of dynamic architectures. This pattern was described, for example, by Shaw and Garlan [25], Buschmann et al. [8], and Taylor et al. [27].

Blackboards work with *problems* and *solutions* for them. Hence, we denote by **PROB** the set of all problems and by **SOL** the set of all solutions. Complex problems consist of *subproblems* which can be complex themselves. To solve a problem, its subproblems have to be solved first. Therefore, we assume the existence of a *subproblem relation* $< \subseteq \text{PROB} \times \text{PROB}$. For complex problems, this relation may not be known in advance. Indeed, one of the benefits of a Blackboard architecture is that a problem can be solved also without knowing this relation in advance. However, the subproblem relation has to be well-founded (*wf*) for a problem to be solvable. In particular, we do not allow cycles in the transitive closure of $<$.

While there may be different approaches to solve a problem (i.e. several ways to split a problem into subproblems), we assume that the final solution for a problem is unique. Thus, we assume the existence of a function `solve`: **PROB** \rightarrow **SOL** which assigns the *correct* solution to each problem. Note, however, that this function is not known in advance and it is one of the reasons of using this pattern to calculate this function.

4 A Model of Dynamic Architectures

In the following we introduce our model of dynamic architectures. It is based on Broy's FOCUS theory [6] and an adaptation of its dynamic extension [7]. A property is modeled as a set of *configuration traces* which are sequences of *architecture configurations* that, in turn, consist of a set of *active components*, valuation of their ports with type-conform messages, and *connections* between their ports. The model serves the specification of properties for dynamic architectures as shown by the running example.

4.1 Foundations

This section introduces basic concepts of our model such as ports which can be valuated by messages.

Convention 1 *In the following, we denote by $X \dashrightarrow Y$, the set of partial functions from a set X to a set Y . For a partial function $f: X \dashrightarrow Y$, we denote by:*

- $\text{dom}(f)$ the domain of f ,
- $\text{ran}(f)$ the range of f , and by
- $f|_{X'}$ the restriction of f to the set $X' \subseteq X$. If $X = \mathbb{N}$ and $x \in \mathbb{N}$ we denote by $f \downarrow_x \stackrel{\text{def}}{=} f|_{\{n \in \mathbb{N} | n \leq x\}}$ the restriction of f to the first x numbers.

If $\text{dom}(f) = X$, f is called total and denoted by $f: X \rightarrow Y$.

Messages and ports. In our model, components communicate by exchanging *messages* over *ports*. Thereby, ports are typed by a set of messages which can go through the corresponding port. Thus, we assume the existence of the following sets:

- set M containing all messages,
- sets P_i and P_o containing all input and output ports, respectively, and set $P = P_i \cup P_o$ containing all ports. We require a port to be either input or output, but not both:

$$P_i \cap P_o = \emptyset . \quad (1)$$

Moreover, we assume the existence of a type function which assigns a set of messages to each port:

$$(T_p)_{p \in P}, \text{ with } T_p \subseteq M \text{ for each } p \in P . \quad (2)$$

Valuation. In our model, components communicate by sending and receiving messages through ports. This is achieved through the notion of *port valuation*. Roughly speaking, a valuation for a set of ports is an assignment of messages to each port. Note that in our model, ports can be valuated by a set of messages meaning that a component can send/receive no message, a single message, or multiple messages at each point in time.

For ports $P \subseteq \mathcal{P}$, we denote by \overline{P} the set of all possible *port-valuations*, formally,

$$\overline{P} \stackrel{\text{def}}{=} \{ \mu : P \rightarrow \wp(M) \mid \forall p \in P : \mu(p) \subseteq T_p \} . \quad (3)$$

Moreover, we denote by $[p_1, p_2, \dots \mapsto \{m_1\}, \{m_2\}, \dots]$ the valuation of ports p_1, p_2, \dots with sets $\{m_1\}, \{m_2\}, \dots$, respectively. For singleton sets we shall sometimes omit the set parentheses and simply write $[p_1, p_2, \dots \mapsto m_1, m_2, \dots]$.

4.2 Components and Interfaces

This section introduces the basic notions of component and interface.

Components. In our model, the basic unit of computation is a *component*. A component is identified by a component identifier which is why we postulate the existence of the set of all component identifiers C .

Component port valuation. In our model, the same port can be reused by different components. Thus, to uniquely identify a *component port*, we need to combine it with the corresponding component. Therefore, we generalize the notion of port valuation introduced in Eq. (3) to component ports $P \subseteq C \times \mathcal{P}$ as follows:

$$\overline{P} \stackrel{\text{def}}{=} \{ \mu : P \rightarrow \wp(M) \mid \forall (c, p) \in P : \mu((c, p)) \subseteq T_p \} .$$

Interfaces. A component communicates with its environment through an interface by sending and receiving messages over ports.

Definition 2. An interface is a pair (P_i, P_o) with:

- input ports $P_i \subseteq P_i$, and
- output ports $P_o \subseteq P_o$.

The set of all interfaces is denoted by \mathcal{I} .

Similar to components, interfaces have an identifier which is why we postulate the existence of the set of all interface identifiers I .

Interface port valuation. As for components, the same port can be used by different interfaces. Thus, to uniquely identify an *interface port*, we need to combine it with the corresponding interface identifier. Therefore, we can generalize the notion of valuation introduced in Eq. (3) to interface ports $I \times P$ as done for component port valuations.

4.3 Interface Specifications

An interface specification declares a set of component and interface identifiers. Moreover, it associates an interface identifier with each component identifier and an interface with each interface identifier.

Definition 3. An interface specification is a 4-tuple (C, I, t^c, t^i) consisting of:

- a set of component identifiers $C \subseteq C$,
- a set of interface identifiers $I \subseteq I$,
- a mapping $t^c: C \rightarrow I$, assigning an interface identifier to each component ,
- a mapping $t^i: I \rightarrow \mathcal{I}$, which assigns an interface to each interface identifier .

The set of all interface specifications is denoted by \mathcal{S}_I .

Convention 4 For an n -tuple $Z = (z_1, \dots, z_n)$, we denote by $[z]^i = z_i$ with $1 \leq i \leq n$ the projection to the i -th component of Z .

Convention 5 For interface specification $S_i = (C, I, t^c, t^i) \in \mathcal{S}_I$ we denote by:

- $\text{in}(I', S_i) \stackrel{\text{def}}{=} \bigcup_{i \in I'} (\{i\} \times [t^i(i)]^1)$ the set of input ports ,
- $\text{out}(I', S_i) \stackrel{\text{def}}{=} \bigcup_{i \in I'} (\{i\} \times [t^i(i)]^2)$ the set of output ports ,
- $\text{port}(I', S_i) \stackrel{\text{def}}{=} \text{in}(I', S_i) \cup \text{out}(I', S_i)$ the set of all ports ,

for a set of interface identifiers $I' \subseteq I$, respectively.

The same notation can be used to denote the ports for a set of component identifiers $C' \subseteq C$ by substituting $t^i(i)$ with $t^i(t^c(c))$ for each $c \in C'$ in the above definitions.

4.4 Architecture Configurations and Configuration Traces

Architectures are modeled as sets of configuration traces which are sequences over architecture configurations.

Architecture configurations. In our model, an architecture configuration connects ports of active components. It consists of a set of active components and a so-called connection relation connecting the component ports.

Definition 6. An architecture configuration over interface specification $S_i = (C, I, t^c, t^i) \in \mathcal{S}_I$ is a triple (C', N, μ) , consisting of:

- a set of active components $C' \subseteq C$,
- a connection $N: \text{in}(C', S_i) \dashrightarrow \wp(\text{out}(C', S_i))$,
- a valuation $\mu \in \overline{\text{port}(C', S_i)}$.

We require connected ports to be consistent in their valuation, i.e. if a component provides messages at its output port, these messages are transferred to the corresponding connected input ports:

$$\forall p_i \in \text{dom}(N) : \mu(p_i) = \bigcup_{p_o \in N(p_i)} \mu(p_o) . \quad (4)$$




Fig. 1. Architecture configuration

The set of all possible architecture configurations for interface specification $S_i \in \mathcal{S}_I$ is denoted by $\mathcal{K}(S_i)$.

Note that connection N is modeled as a set-valued, partial function from component input ports to component output ports, meaning that:

- input/output ports can be connected to several output/input ports, respectively, and
- not every input/output port needs to be connected to an output/input port, respectively.

Convention 7 In the following we use $c :: I$ to denote that component variable c requires the corresponding component to have the assigned interface I . Moreover, port names are used to denote the corresponding port valuation.

Example 1. Assuming $p_1, p_2, p_3, (p_1, s_1), (p_2, s_2) \in \mathbf{M}$, $ks_1, ks_2, bb \in \mathbf{C}$, $i_p, i_s \in \mathbf{P}_i$, and $o_p, o_s \in \mathbf{P}_o$. Figure 1 shows an architecture configuration (C', N, μ) for interface specification S_{BB} (as defined in Sect. 4.5 with $C = \{ks_1, ks_2, bb\}$), with:

- active components $C' = \{ks_1, bb\}$;
- connection N , with $N((bb, o_p)) = \{(ks_1, i_p)\}$, $N((bb, o_s)) = \{(ks_1, i_s)\}$, $N((ks_1, o_p)) = \{(bb, i_p)\}$, $N((ks_1, o_s)) = \{(bb, i_s)\}$; and
- valuation $\mu = [(ks_1, i_p), (ks_1, o_p), (bb, o_s), \dots] \mapsto \{p_1, p_2, p_3\}, \{(p_2, \{p_4\})\}, \{(p_1, s_1)\}, \dots]$.

Convention 8 For an architecture configuration $k = (C', N, \mu) \in \mathcal{K}(S_i)$ over interface specification $S_i = (C, I, t^c, t^i) \in \mathcal{S}_I$ we denote by

$$\text{in}_c^o(S_i, k) \stackrel{\text{def}}{=} \text{in}(C', S_i) \setminus \text{dom}(N) \quad , \quad (5)$$

the set of open input configuration ports.

Equivalences between architecture configurations. Architecture configurations can be related according to several aspects. In the following we introduce several notions of architecture configuration equivalence.

Definition 9. Two architecture configurations $k = (C', N, \mu)$, $k' = (C'', N', \mu')$ over interface specification $S_i \in \mathcal{S}_I$, with $k, k' \in \mathcal{K}(S_i)$, are behavior equivalent, written $k \approx^b k'$, iff

$$\forall p \in \text{port}(C' \cap C'', S_i): \mu(p) = \mu'(p) \quad . \quad (6)$$




Fig. 2. Configuration trace (port valuations not shown, see Fig. 1 for an example)

Definition 10. Two architecture configurations $k = (C', N, \mu)$, $k' = (C'', N', \mu')$ over interface specification $S_i \in \mathcal{S}_I$, with $k, k' \in \mathcal{K}(S_i)$, are activation equivalent, written $k \approx^a k'$, iff

$$C' = C'' . \quad (7)$$

Definition 11. Two architecture configurations $k = (C', N, \mu)$, $k' = (C'', N', \mu')$ over interface specification $S_i \in \mathcal{S}_I$, with $k, k' \in \mathcal{K}(S_i)$, are connection equivalent, written $k \approx^n k'$, iff

$$\forall p \in \text{in}(C' \cap C'', S_i): N(p) = N'(p) . \quad (8)$$

These relations suffice to determine architecture configuration equivalence.

Property 1. Two ACs $k, k' \in \mathcal{K}(S_i)$ are the same iff they are behavior equivalent, connection equivalent and activation equivalent:

$$k = k' \iff k \approx^b k' \wedge k \approx^n k' \wedge k \approx^a k' .$$

However, not every relation is indeed an equivalence relation.

Property 2. Activation equivalence is an equivalence relation. Behavior and connection equivalence are reflexive, symmetric, but not transitive.

Example 2 (Why behavior and connection equivalence are not necessarily transitive). Consider three architecture configurations $k' = (C'', N', \mu')$, $k = (C', N, \mu)$, $k'' = (C''', N'', \mu'') \in \mathcal{K}(S_i)$, such that $C' \subseteq C''$ and $C' \subseteq C'''$ but there exists a $c \in C'' \cap C'''$ which is not in C' and $\mu'(c, p) \neq \mu''(c, p)$ for some port p . Furthermore, assume $k' \approx^b k$ and $k \approx^b k''$. Since $\mu'(c, p) \neq \mu''(c, p)$, we have $k' \not\approx^b k''$.

A similar example can be given for connection equivalence.

Configuration traces. A configuration trace consists of a series of configuration snapshots of an architecture during system execution. Thus, a configuration trace is modeled as a sequence of architecture configurations at a certain point in time.

Definition 12. A configuration trace (CT) over interface specification $S_i \in \mathcal{S}_I$ is a mapping $\mathbb{N} \rightarrow \mathcal{K}(S_i)$. The set of all CTs for S_i is denoted by $\mathcal{K}^t(S_i)$.

Example 3. Figure 2 shows a configuration trace $t \in \mathcal{K}^t(S_i)$ with corresponding configurations $t(0) = k_0$, $t(1) = k_1$, and $t(2) = k_2$. Configuration k_0 , for example, is shown in Example 1.

Note that an architecture property is modeled as a *set of configuration traces*, rather than just one single trace. This is due to the fact that component behavior,

as well as the appearance and disappearance of components, and the reconfiguration of the architecture is usually non-deterministic and dependent on the current input provided to an architecture.

Moreover, note that our notion of architecture is highly dynamic in the following sense:

- *components* may appear and disappear over time and
- *architecture configurations* may change over time.

4.5 Running Example: Blackboard Interface Specification

A Blackboard architecture consists of a `BlackBoard` component and several `KnowledgeSource` components. Figure 3 shows an interface specification $S_{BB} = (C, I, t^c, t^i) \in \mathcal{S}_I$ of the pattern.

BlackBoard interface. A `BlackBoard` (*BB*) is used to capture the current state on the way to a solution of the original problem. Its state consists of all currently open subproblems and solutions for subproblems.

A `BlackBoard` expects two types of input: 1. via i_p : a problem $p \in \text{PROB}$ which a `KnowledgeSource` is able to solve, together with a set of subproblems $P \subseteq \text{PROB}$ the `KnowledgeSource` requires to be solved before solving the original problem P , 2. via i_s : a problem $p \in \text{PROB}$ solved by a `KnowledgeSource`, together with the corresponding solution $s \in \text{SOL}$.

A `BlackBoard` returns two types of output: 1. via o_p : a set $P \subseteq \text{PROB}$ which contains all the problems to be solved, 2. via o_s : a set of pairs $PS \subseteq \text{PROB} \times \text{SOL}$. Thus, we require the port types: $T_{i_p} = \text{PROB} \times \wp(\text{PROB})$, and $T_{i_s} = \text{PROB} \times \text{SOL}$, $T_{o_p} = \text{PROP}$ and $T_{o_s} = \text{PROB} \times \text{SOL}$.

KnowledgeSource interface. A `KnowledgeSource` (*KS*) is a domain expert able to solve problems in that domain. It may lack expertise of other domains. Moreover, it can recognize problems which it is able to solve and subproblems which have to be solved first by other `KnowledgeSources`.

A `KnowledgeSource` expects two types of input: 1. via i_p : a set $P \subseteq \text{PROB}$ which contains all the problems to be solved, 2. via i_s : a set of pairs $PS \subseteq \text{PROB} \times \text{SOL}$ containing solutions for already solved problems.

A `KnowledgeSource` returns one of two types of output: 1. via o_p : a problem $p \in \text{PROB}$ which it is able to solve together with a set of subproblems $P \subseteq \text{PROB}$ which it requires to be solved before solving the original problem, 2. via o_s : a problem $p \in \text{PROB}$ which it was able to solve together with the corresponding solution $s \in \text{SOL}$. Thus, we require the port types: $T_{i_p} = \text{PROB}$ and $T_{i_s} = \text{PROB} \times \text{SOL}$ and $T_{o_p} = \text{PROB} \times \wp(\text{PROB})$ and $T_{o_s} = \text{PROB} \times \text{SOL}$.

A `KnowledgeSource` can solve only certain types of problems which is why we assume the existence of a mapping $prob: C \rightarrow \text{PROB}$ to associate a set of problems with each `KnowledgeSource`. Then we require for each `KnowledgeSource` that it only solves problems given by this mapping:

$$\forall k \in \mathcal{K}(S_{BB}), (c, p) \in \text{out}(S_i, k): t^c(c) = KS \implies [[k]^3(p)]^1 \in prob(c) . \quad (9)$$

While we assume only one `BlackBoard` component $bb \in C$, the number of `KnowledgeSource` components is not restricted.




Fig. 3. Interface specification for Blackboards.

5 Specifying Properties of Dynamic Architectures

Properties of dynamic architectures can be specified as sets of configuration traces over an interface specification. In the following, we investigate the nature of such properties and introduce the notion of *behavior*, *activation*, and *connection* properties as special kinds of *architecture properties* to our model. Moreover, we introduce the notion of *separable architecture property* and show that such a property can always be represented as the intersection of corresponding behavior, activation, and connection properties. Then, we show that the intersection of such properties is guaranteed to be non-empty, given that the properties themselves are non-empty.

This way, we get a step-wise method for the specification of properties for dynamic architectures by concentrating on the three different property-types as shown below by our running example.

5.1 Architecture Properties

We first introduce a basic notion of architecture property which serves as a foundation for all classes of architecture properties discussed below. An architecture property is a set of configuration traces which does not constrain valuation of open input ports. Thus, an architecture property is defined as a set of configuration traces fulfilling a special closure property.

Definition 13. An architecture property (*AP*) is a set of configuration traces P , such that input port valuations are not restricted:

$$\begin{aligned} \forall t \in P, n \in \mathbb{N}, \mu \in \overline{\text{in}_c^o(S_i, t(n))} \exists t' \in P: t' \downarrow_{n-1} = t \downarrow_{n-1} \wedge \\ \forall p \in \text{in}_c^o(S_i, t(n)): [t'(n)]^3(p) = \mu(p) . \end{aligned} \quad (10)$$

5.2 Behavior Properties

A behavior property is an architecture property which does not constrain connections and activations. Thus, a behavior property is defined as a set of configuration traces fulfilling a special closure property.

Definition 14. A behavior property (*BP*) for an interface specification $S_i = (C, I, t^c, t^i) \in \mathcal{S}_I$, is an *AP* $B \subseteq \mathcal{K}^t(S_i)$, such that connections and activations are not restricted:

$$\begin{aligned} \forall t \in B, n \in \mathbb{N}, k \in \{k \in \mathcal{K}(S_i) \mid k \approx^b t(n)\} \\ \exists t' \in B: t' \downarrow_{n-1} = t \downarrow_{n-1} \wedge t'(n) \approx^a k \wedge t'(n) \approx^n k . \end{aligned} \quad (11)$$

Example 4. Figure 4 shows how an architecture property B can violate Def. 14: Assume that B allows a configuration trace t with $t(0)$ and denies some k with $k \approx^b t(0)$ at $n = 0$, i.e. $\nexists t' \in B: t'(0) \approx^a k \vee t'(n) \approx^n k$. Hence, B constrains activation and, thus, contains unnecessary parts of an activation property.




Fig. 4. Example of an ill-formed behavior property.

Running example: behavior property specification. We provide behavior properties for both, **BlackBoard** and **KnowledgeSource** components. Thereby we use a temporal-logic notation (based on [19]) to specify sets of configuration traces. Variables denote component identifiers, problems and solutions. Port names are used to denote port valuations and $c :: I$ is used to denote that component identifier c has interface I .

BlackBoard behavior. A **BlackBoard** provides the *current state* towards solving the original problem. If a **KnowledgeSource** requires subproblems to be solved, the **BlackBoard** redirects those problems to other **KnowledgeSources**. Moreover, the **BlackBoard** provides available solutions to all **KnowledgeSources**.

We view a **BlackBoard** as a set of configuration traces $\mathcal{K}^t(S_{BB})$ specified by three behavior properties:

- if a solution to a subproblem is received on its input, then it is eventually provided at its output:

$$\square((p, s) \in (bb, i_s) \implies \diamond((p, s) \in (bb, o_s))) \quad , \quad (12)$$

- if solving a problem requires a set of subproblems to be solved first, those problems are eventually provided at its output:

$$\square((p, P) \in (bb, i_p) \implies (\forall p' \in P: \diamond(p' \in (bb, o_p)))) \quad , \quad (13)$$

- a problem is provided as long as it is not solved:

$$\square(p \in (bb, o_p) \implies ((p \in (bb, o_p)) \mathcal{W} ((p, \text{solve}(p)) \in (bb, i_s)))) \quad . \quad (14)$$

KnowledgeSource behavior. A **KnowledgeSource** receives open problems via i_p and solutions for other problems via i_s . It might contribute to the solution of the original problem by solving subproblems. Hence, it performs one of two possible actions: 1. If it has solutions for all the required subproblems, it solves the problem and publishes the solution via o_s , 2. If it requires solutions to subproblems, it notifies the **BlackBoard** about its ability to solve the problem and about these subproblems via o_p .

We view a **KnowledgeSource** as a set of configuration traces $\mathcal{K}^t(S_{KS})$ specified by the following behavior properties:

- if a **KnowledgeSource** gets correct solutions for all the required subproblems, then it solves the problem eventually:

$$\square \forall ks :: KS, (p, P) \in (ks, o_p): \left((\forall p' \in P: \diamond((p, \text{solve}(p)) \in (ks, i_s))) \implies \diamond(p, \text{solve}(p)) \in (ks, o_s) \right) \quad , \quad (15)$$

- in order to solve a problem, a **KnowledgeSource** requires solutions only for smaller problems:

$$\square \forall ks :: KS: ((p, P) \in (ks, o_p) \implies \forall p' \in P: p' < p) \quad , \quad (16)$$




Fig. 5. Configuration diagram of Blackboards for activation and connection




Fig. 6. Architecture violating Eq. (21)

- if a KnowledgeSource is able to solve a problem it will eventually communicate this:

$$\square \forall ks :: KS : p \in prob(ks) \wedge p \in (ks, i_p) \implies \diamond (\exists P \subseteq PROB : (p, P) \in (ks, o_p)) \quad (17)$$

Note that Eq. (12)-(17) constrain only the behavior of components. They do neither restrict activation nor connections. Thus, the resulting architecture property is indeed an example of a behavior property as defined in Def. 14.

5.3 Activation Properties

An architecture property is an activation property if it does neither restrict behavior nor connection. Thus, activation properties are again defined by means of a special closure property.

Definition 15. An activation property (AP) for interface specification $S_i \in \mathcal{S}_I$, is an $AP A \subseteq \mathcal{K}^t(S_i)$, such that connections and behavior are not restricted:

$$\begin{aligned} \forall t \in A, n \in \mathbb{N}, k \in \{k \in \mathcal{K}(S_i) \mid k \approx^a t(n)\} \\ \exists t' \in A : t' \downarrow_{n-1} = t \downarrow_{n-1} \wedge t'(n) \approx^n k \wedge t'(n) \approx^b k \quad (18) \end{aligned}$$

Running example: activation property specification. Activation properties of the Blackboard pattern are described in a *configuration diagram* (Fig. 5): The double solid frame for an interface (e.g. BB) denotes the condition that components have to be active from the beginning on whereas interfaces with a single frame (e.g. KS) allow components to be de-/activated over time.

Moreover, we require that whenever a knowledge source offers to solve some problem, it is always activated when solutions to the required subproblems are provided¹:

$$\begin{aligned} \square \forall c :: KS, (p, P) \in (k, o_p) : \\ (\forall q \in P : \diamond (q, solve(q)) \in (bb, o_s)) \implies \diamond (q, solve(q)) \in (bb, o_s) \wedge \|c\| \quad (19) \end{aligned}$$

Note that the activation constraints induced by the diagram in Fig. 5 as well as Eq. (19) constrain only the activation of components. They do neither restrict connections nor behavior which is why the resulting architecture property is indeed an example of an activation property as defined in Def. 15.

¹ We use $\|c\|$ to denote that component c is active at the corresponding time.

5.4 Connection Properties

A connection property is not allowed to restrict neither behavior nor activation. Again this is described by a special closure property.

Definition 16. A connection property (CP) for interface specification $S_i \in \mathcal{S}_I$, is an AP $N \subseteq \mathcal{K}^t(S_i)$, such that activations and behavior are not restricted:

$$\begin{aligned} \forall t \in N, n \in \mathbb{N}, k \in \{k \in \mathcal{K}(S_i) \mid k \approx^n t(n)\} \\ \exists t' \in N : t' \downarrow_{n-1} = t \downarrow_{n-1} \wedge t'(n) \approx^a k \wedge t'(n) \approx^b k . \end{aligned} \quad (20)$$

Running example: connection property specification. Connection properties are also specified graphically in the configuration diagram in Fig. 5. The solid arcs denote a constraint requiring that the ports of a KnowledgeSource component are connected with the corresponding ports of a BlackBoard component as depicted, whenever both components are active.

Note that the connection constraints induced by the diagram in Fig. 5 constrain only the connection of components. They do neither restrict activation nor behavior. Thus, the resulting architecture property is indeed an example of a connection property as defined in Def. 16.

5.5 Separable Architecture Properties

A separable architecture property is an architecture property which can be specified as the intersection of the types above.

Definition 17. A separable architecture property (SAP) for interface specification $S_i = (C, I, t^c, t^i) \in \mathcal{S}_I$, is an AP $K \subseteq \mathcal{K}^t(S_i)$, such that activation, connection, and behavior do not influence each other:

$$\begin{aligned} \forall t \in \mathcal{K}^t(S_i), n \in \mathbb{N} : \left((\exists t_b \in K : t_b \downarrow_{n-1} = t \downarrow_{n-1} \wedge t_b(n) \approx^b t(n)) \wedge \right. \\ (\exists t_n \in K : t_n \downarrow_{n-1} = t \downarrow_{n-1} \wedge t_n(n) \approx^n t(n)) \wedge \\ \left. (\exists t_a \in K : t_a \downarrow_{n-1} = t \downarrow_{n-1} \wedge t_a(n) \approx^a t(n)) \right) \\ \implies \exists t' \in K : t' \downarrow_n = t \downarrow_n . \end{aligned} \quad (21)$$

Example 5 (Architecture violating Eq. (21)). Fig 6 shows an example of an architecture property K which violates the condition required by Eq. (21): $t''(0)$ is connection and activation equivalent with $t(0)$, and behavior equivalent with $t'(0)$. Hence, architectural property K has to permit t'' .

Running example: blackboard guarantee. In the following, we specify a guarantee of blackboard architectures as a separable architecture property over the interface specification S_{BB} .

Theorem 1. Assuming that knowledge sources are active when required:

$$\begin{aligned} \square \left(p \in (bb, o_p) \implies \diamond \left(\exists ks :: KS : p \in prob(ks) \wedge \right. \right. \\ \left. \left. (\forall p' \in P : (\diamond ((p', s) \in (bb, o_s) \implies \|ks\|))) \right) \right) , \end{aligned} \quad (22)$$

a Blackboard architecture guarantees to solve the original problem:

$$\square \left(p \in (bb, i_p) \implies \diamond \left((p, solve(p)) \in (bb, o_s) \right) \right) . \quad (23)$$

Proof (Sketch. A detailed proof is given in Isabelle/HOL.). The proof is by well-founded induction over the problem relation $<$: We are sure that for each problem eventually a `KnowledgeSource` exists which is capable to solve the problem, Eq. (22). The required subproblems are provided to the `BlackBoard` by the connection constraint of Fig. 5. The `BlackBoard` will provide these subproblems eventually on its output o_p , Eq. (13). Since the subproblems provided to the `BlackBoard` are strictly less, Eq. (16), they will be solved and provided by the `BlackBoard` by induction over the steps 1 to 4. A `KnowledgeSource` will eventually be activated for each solution, Eq. (22), and connected to the `BlackBoard` (Fig. 5). This `KnowledgeSource` eventually has all solutions to its subproblems and will then solve the original problem by Eq. (15). The solution is received eventually by the `BlackBoard` due to Fig. (5). Finally, this solution is provided by the `BlackBoard` due to Eq. (12).

5.6 Completeness

In the following we discuss an important property of the proposed methodology which ensures that each separable architectural property can be described as the intersection of a corresponding behavior, connection, and activation property.

Theorem 2. *Each SAP $K \subseteq \mathcal{K}^t(S_i)$ for interface specification $S_i \in \mathcal{S}_I$ can be uniquely described through the intersection of a BP $B \subseteq \mathcal{K}^t(S_i)$, CP $N \subseteq \mathcal{K}^t(S_i)$, and AP $A \subseteq \mathcal{K}^t(S_i)$:*

$$B \cap N \cap A = K . \quad (24)$$

Proof (Sketch). Given an AP, construct the corresponding BP, AP, and CP. Then show equality of the original property and the intersection.

5.7 Consistency

Another important property of the proposed methodology regards the consistency of the different properties. It ensures that the methodology does indeed not introduce any inconsistencies. Formally, we show that the intersection of behavior, activation, and connection properties is always non-empty if the corresponding properties are non-empty.

Theorem 3. *For each BP $B \subseteq \mathcal{K}^t(S_i)$, CP $N \subseteq \mathcal{K}^t(S_i)$, and AP $A \subseteq \mathcal{K}^t(S_i)$, such that the properties are non-empty:*

$$B, N, A \neq \emptyset , \quad (25)$$

the intersection is non-empty: $B \cap N \cap A \neq \emptyset$.

Proof (Sketch). Show

$$\forall n \in \mathbb{N} \exists t \in \mathcal{K}^t(S_i), t_b \in B, t_n \in N, t_a \in A : t \downarrow_n = t_b \downarrow_n = t_a \downarrow_n = t_n \downarrow_n$$

by induction over n to have $\exists t \in B \cap N \cap A$.

6 Specifying Properties of Dynamic Architectures

In this section, we describe an approach to the specification of separable properties of dynamic architectures based on the theory discussed so far.

Properties can be specified directly by a set of configuration traces. Moreover, Fig. 7 depicts an overview of the proposed approach to separate the specification into the different types.




Fig. 7. Specifying Architectural Styles

In a first step one has to specify an interface. Based on the interface specification one can then define behavior properties, connection properties, and activation properties. The intersection of the corresponding configuration traces represent the specified architectures.

Specifying interfaces. To specify interfaces first one has to specify a set of ports and corresponding types of messages. This can be achieved by traditional specification techniques such as algebraic specifications [30]. Interfaces can then be specified by grouping a set of ports.

Specifying behavior properties. Based on an interface specification, one can specify behavior properties. This can be achieved e.g. by specifying execution traces over the ports of an interface.

Specifying activation properties. Finally, activation properties may be specified by traces over a set of components. Such traces specify the set of active components at each point in time.

Specifying connection properties. Connection properties have to be specified as special kind of configuration traces.

Running example: blackboard verification. For the verification of the blackboard architecture pattern, we transferred behavior, activation, and connection properties (see Sects. 5.2, 5.3, and 5.4) as well as the pattern's guarantee (see Sect. 5.5) into Isabelle/HOL [22]. There, we proved that each implementation complying with the three individual properties fulfills the architecture property describing the guarantee underlying any blackboard architecture².

² The script can be downloaded at <http://www.marmsoler.com/pattern/Blackboard.thy>

7 Discussion

In the following, we briefly discuss our approach and possible limitations. Thereby, we critically examine some of its potential weaknesses in more detail.

Dynamic interfaces. One possible weakness concerns the nature of our underlying model. Def. 12 does not allow components to change their interface over time. This could be seen as a restriction of the model, however, it was a deliberate decision since for now, we did not yet find the need for components to change their interfaces. Indeed, it remains an open question whether dynamic interfaces are useful, at all. However, if the need for them arises, it should be noted, that the underlying model can be adapted to allow for dynamic interfaces as well.

Mapping to Isabelle/HOL. Another possible weakness concerns the encoding of the blackboard example into Isabelle/HOL. The resulting Isabelle/HOL specification is indeed specific to the blackboard pattern and cannot be applied to other patterns. However, the methodology of how a pattern specification can be systematically translated into a corresponding Isabelle/HOL specification is indeed generalizable to other patterns as well. Indeed, the mapping could be fully automated for specifications in our language.

Quality attributes. A last point which needs to be discussed in more detail regards an important aspect of software architectures in general. Our approach does actually not provide means to directly specify quality attributes such as performance, availability, etc. However, as our example shows, it allows us to specify the technical realization of such aspects. The theorem provided for the blackboard pattern ensures, that a problem can be solved also in the absence of certain components. This can be actually seen as one possible implementation (or technical definition) of what is sometimes called reliability.

8 Conclusion

In this article, we provide a formal notion of properties for dynamic architectures and investigate different types of properties. The major results can be summarized as follows:

- We provide a *novel model for dynamic architectures* and a formal notion of *properties* for these kind of architectures (Sect. 4). Thereby we introduce the notion of architecture configuration and configuration traces (Def. 6). Then we model an architecture property as a set of configuration traces (Def. 12) for which open input port valuations are not restricted (Def. 13).
- We provide a characterization of *behavior properties*, *activation properties*, and *connection properties* for dynamic architectures (Sect. 5). Each property-type is defined as an architecture property fulfilling a special closure property: A behavior property is not allowed to restrict activations or connections (Def. 14). An activation property, on the other hand, is neither allowed to restrict connections nor behavior (Def. 15). Finally, a connection property is not allowed to restrict activation or behavior (Def. 16).
- We provide a characterization of *separable architecture properties*, architecture properties which can be separated into behavior, activation, and connection parts (Def. 17). We show that each separable architecture property

can indeed be separated into behavior, activation, and connection properties (Thm. 2). We show that the intersection of behavior, activation, and connection properties always yields a non-empty architecture property (Thm. 3). We evaluated our results by deriving a systematic way to specify properties for dynamic architectures and apply it to the specification of blackboard architectures (Sect. 6):

- We specified the constraints imposed by the pattern as behavior, activation, and connection properties.
- We formulated the pattern’s guarantee as an architecture property.
- We verified the correctness of the pattern by proving its guarantee from the pattern’s constraints in Isabelle/HOL.

We imagine the following implications of our results: (i) The proposed model can be used to specify properties for dynamic architectures. (ii) The results on the different types of properties provide a systematic way to specify separable architecture properties for those kinds of architectures by focusing on different aspects of a dynamic architecture.

We perceive future work in three major areas:

- Based on the insights provided by our results, we aim to build specialized specification and analysis techniques for the three identified property-types: activation, connection, and behavior properties. Especially the specification of behavior properties remains an open issue since they are usually specified locally to a component instead of over the whole architecture. Thus, we are currently investigating how such local specifications can be transformed to specifications over dynamic architectures where the specified component can be activated/deactivated over time.
- Another direction of work concerns the transformation of specifications to (interactive) theorem provers to support the verification of specifications. Currently we are working on a systematic way to transform specifications in the presented formalism to corresponding Isabelle/HOL specifications.
- Finally, the approach should be applied to specify and investigate patterns for dynamic architectures to further evaluate our approach and (maybe even more important) to provide detailed insights into the nature of existing patterns as well as to discover new patterns for dynamic architectures.

Acknowledgments. We would like to thank Jonas Eckhardt, Vasileios Koutsoumpas, and the reviewers of ICTAC 2016 for their comments and helpful suggestions.

References

1. G. D. Abowd, R. Allen, and D. Garlan. Formalizing style to understand descriptions of software architecture. *ACM TOSEM*, 1995.
2. R. Allen, R. Douence, and D. Garlan. Specifying and analyzing dynamic software architectures. In *FASE*. Springer, 1998.
3. R. J. Allen. A formal approach to software architecture. Technical report, DTIC Document, 1997.
4. M. Bernardo, P. Ciancarini, and L. Donatiello. On the formalization of architectural types with process algebras. In *ACM SIGSOFT SEN*, 2000.

5. J. S. Bradbury, J. R. Cordy, J. Dingel, and M. Wermelinger. A survey of self-management in dynamic software architecture specifications. In *WOSS*, 2004.
6. M. Broy. A logical basis for component-oriented software and systems engineering. *The Computer Journal*, 2010.
7. M. Broy. A model of dynamic systems. In *From Programs to Systems. The Systems perspective in Computing*, Lecture Notes in Computer Science. 2014.
8. F. Buschmann, R. Meunier, H. Rohnert, P. Sommerlad, and M. Stal. A system of patterns: Pattern-oriented software architecture. 1996.
9. P. F. Castro, N. M. Aguirre, C. G. L. Pombo, and T. S. Maibaum. Towards managing dynamic reconfiguration of software systems in a categorical setting. In *ICTAC*. 2010.
10. P. C. Clements. A survey of architecture description languages. In *IWSSD*, 1996.
11. E. M. Dashofy, A. Van der Hoek, and R. N. Taylor. A highly-extensible, xml-based architecture description language. In *WICSA*. IEEE, 2001.
12. J. L. Fiadeiro and A. Lopes. A model for dynamic reconfiguration in service-oriented architectures. *Software & Systems Modeling*, 2013.
13. D. Garlan. Formal modeling and analysis of software architecture: Components, connectors, and events. In *Sfm*. 2003.
14. D. Hirsch and U. Montanari. Two graph-based techniques for software architecture reconfiguration. *Electronic Notes in Theoretical Computer Science*, 2002.
15. P. Inverardi and A. L. Wolf. Formal specification and analysis of software architectures using the chemical abstract machine model. *IEEE TSE*, 1995.
16. D. Le Métayer. Describing software architecture styles using graph grammars. *IEEE TSE*, 1998.
17. D. C. Luckham, J. J. Kenney, L. M. Augustin, J. Vera, D. Bryan, and W. Mann. Specification and analysis of system architecture using rapide. *IEEE TSE*, 1995.
18. J. Magee and J. Kramer. Dynamic structure in software architectures. *ACM SIGSOFT SEN*, 1996.
19. Z. Manna and A. Pnueli. *The temporal logic of reactive and concurrent systems: Specification*. 2012.
20. N. Medvidovic. Adls and dynamic architecture changes. In *ISAW*, 1996.
21. M. Moriconi, X. Qian, and R. A. Riemenschneider. Correct architecture refinement. *IEEE TSE*, 1995.
22. T. Nipkow, L. C. Paulson, and M. Wenzel. *Isabelle/HOL: a proof assistant for higher-order logic*. Springer Science & Business Media, 2002.
23. F. Oquendo. π -adl: an architecture description language based on the higher-order typed π -calculus for specifying dynamic and mobile software architectures. *ACM SIGSOFT SEN*, 2004.
24. J. Penix, P. Alexander, and K. Havelund. Declarative specification of software architectures. In *ASE*, 1997.
25. M. Shaw and D. Garlan. *Software architecture: perspectives on an emerging discipline*, volume 1. Prentice Hall Englewood Cliffs, 1996.
26. J. M. Spivey and J. Abrial. *The Z notation*. 1992.
27. R. N. Taylor, N. Medvidovic, and E. M. Dashofy. *Software architecture: foundations, theory, and practice*. Wiley Publishing, 2009.
28. M. Wenzel. Isabelle/isar: a generic framework for human-readable proof documents. *From Insight to Proof: Festschrift in Honour of Andrzej Trybulec*, 2007.
29. M. Wermelinger, A. Lopes, and J. L. Fiadeiro. A graph based architectural (re) configuration language. In *ACM SIGSOFT SEN*, 2001.
30. M. Wirsing. *Algebraic specification*. MIT Press, 1991.